



## A New Metastability Immune Warning Detection Using Edge Detector and Resilient Circuit

**D. Maheswari**

M.E VLSI Design

Vivekanandhe College of Engineering  
for Women, Tamilnadu, India**C. M. Kalaiselvi**

M.E VLSI Design

Vivekanandha College of Engineering  
for Women, Tamilnadu, India**P. Nagarajan**

Assistant Professor/ECE

Vivekanandha College of Engineering  
for Women, Tamilnadu, India

**Abstract-** In this paper, a new metastability immune warning detection flipflop (FF) is proposed, which consists of an edge detector, a warning window creator, and a caution detector along with a resilient circuit. The delayed data are monitored during the warning window to flag a warning signal before the data enter the erroneous zone. In this scheme, the warning window is self-governing of input clock frequency and hence is suitable for frequency scaling application. A resilient circuit test-chip is implemented with timing-error detection and recovery circuits to eliminate the clock frequency protector band from dynamic supply voltage and temperature variations as well as to exploit path-activation probability for maximizing throughput. Two error-detection sequential circuits are introduced to preserve the timing-error detection ability of preceding EDS designs while lowering clock energy and removing datapath metastability.

**Index Terms**—Dynamic voltage scaling (DVS), edge detector, error detection sequential (EDS), resilient circuits.

### I. INTRODUCTION

Conventional microprocessors require clock frequency ( $F_{CLK}$ ) guardbands to ensure correct functionality during worst-case dynamic operating variations in supply voltage ( $V_{CC}$ ), temperature, and transistor aging. Consequently, these inflexible designs cannot exploit opportunities for higher performance by increasing  $F_{CLK}$  or lower energy by reducing  $V_{CC}$  during favorable operating conditions and lack of aging degradation. Since most systems usually operate at nominal conditions where worst-case scenarios rarely occur, these infrequent dynamic parameter variations severely limit the performance and energy efficiency of conventional microprocessor designs. This tutorial reviews a 65 nm resilient circuit test-chip is implemented with timing-error detection and recovery circuits to eliminate the clock frequency guardband from dynamic supply voltage and temperature variations as well as to exploit path-activation probabilities for maximizing throughput.

Razor I flip-flop (FF) shows the direction for the reduction of worst case margin [1]. It uses an error detecting FF on the critical path of the design to reduce the supply voltage, which finds the first failure point for a given frequency. It allows the reduction in design margins leading to the significant energy saving. However, the technique requires additional circuitry, such as shadow latch and metastable detector for error detection. The crucial limitation of this technique is that it checks the error at the output of an FF, which requires a metastable detector to resolve the output of the FF. The canary FF uses a delayed data and a shadow FF along with the traditional FF to detect the timing error [2]. Since it compares the data at the output of an FF, it also requires metastable detector. Razor II is another flavor of Razor I where data transition is checked at the input of an FF [3], [4]. Hence, it does not require a metastable detector. However, Razors I and II are used in a processor framework where the corrective action is performed using reexecution of instructions.

The proposed technique in this paper is a new metastability immune warning FF, which is used in an ASIC framework [5]. The proposed circuit uses the concept of delayed data in the transition/edge detector, which flags the warning instead of the error. Since it reports the warning, the appropriate data are captured correctly by the FF in the same clock cycle. The contribution in this paper includes on-chip demonstration of proposed warning FF for DVFS application in ASIC framework.

### II. CONCEPT OF WARNING DETECTION

**Setup time:** It is the time before the clock edge during which the data should be available such that the data can be sampled properly by the FF. The worst case setup time is the worst value of the setup time after performing statistically meaningful simulations (e.g., Monte Carlo) considering variation to the process parameters, such as the gate length and the threshold voltage, and environmental parameters, such as the supply voltage and the temperature. The worst case setup time is denoted as  $t_{setup}^w$ .

**Hold time:** It is the time after the clock edge during which the data should be available such that the data can be sampled properly by the FF. The worst case hold time is found out following the method explained in the definition of worst case setup time. The worst case hold time is denoted as  $t_{hold}^w$ .




Fig. 1. Proposed warning detection using the delayed data showing the warning window after rising edge of the clock. (a) Early data arrival. (b) Late data arrival.

In our warning detection scheme, the warning is detected by monitoring the delayed data transition. In case of the delayed data, the warning window  $t_{warning}$  is after the rising edge of the clock, as shown in Fig. 1(a). The minimum delay bound between delayed and direct data is equal to the sum of  $t_{setup}^w$  and  $t_{warning}$ , as shown in Fig. 1(a), so that the warning window will appear after the rising edge of the clock. The same amount of delay between direct and delayed data is maintained in both Fig. 1(a) and (b). However, delayed amount is only shown in Fig. 1(a) and not shown in Fig. 1(b) to maintain the clarity of the figure. When the data arrive early, both the data and delayed data are outside the warning window, as shown in Fig. 1(a). When the data arrive late, the data are outside the warning window and the delayed data are inside the warning window, as shown in Fig. 1(b). Since, the delayed data are inside the warning window, the data are safely sampled by the FF in the rising edge of the clock, as shown in Fig. 1(b). The corrective action should be taken after multiple clock periods such that the delayed data transition would not happen in the warning window. In this paper, the delayed data transition is monitored in the warning window to flag warning signal.

### III. PROPOSED WARNING FF

The circuit consists of an edge detector, a warning window generator, and a warning detector subcircuits along with a traditional FF, as shown in Fig. 2. The timing error can be monitored by two methods, such as: 1) monitoring input data transition during the warning window and 2) comparing the output of a FF with that of another FF. The latter method requires metastable detector to resolve the time critical data. However, in this paper, the data transition at the input of the FF is monitored to prevent the timing error. The proposed approach two error-detection sequential (EDS) circuits are introduced to preserve the timing-error detection capability of previous EDS designs while lowering clock energy and removing datapath metastability. One EDS circuit is a dynamic transition detector with a time-borrowing datapath latch (TDTB). The other EDS circuit is a double-sampling static design with a time-borrowing datapath latch (DSTB). Error-recovery circuits are introduced to replay failing instructions at lower clock frequency to guarantee correct functionality.

#### A. EDS Circuit Overview

The basic concept of timing-error detection circuits for dynamic variation tolerance is described in Fig. 2. A conventional path with master-slave flip-flops (MSFF) is provided in Fig. 2(a) along with conceptual timing diagrams in Fig. 2(b), illustrating the arrival times of the input data (D) to the receiving flip-flop during worst-case dynamic variations

and nominal conditions. Within the presence of worst-case dynamic variations, the input data to the receiving flip-flop must arrive a setup time prior to the rising clock edge to ensure correct functionality. In comparison, the input data for the same path





Fig. 2 (a) Conventional path design with (b) conceptual timing diagrams for worst-case dynamic variations and nominal conditions. (c) Resilient path design [5]–[9] with (d) conceptual timing diagram for late arriving input data.

arrives much earlier during nominal conditions. The difference between the input data arrival times for these two cases represents the effective timing guardband required for dynamic variations. A resilient path is created by replacing the receiving MSFF of the conventional path with an EDS circuit as described in Fig. 2(c). The conceptual timing diagram in Fig. 2(d) illustrates late arriving input data. The EDS circuit in Fig. 2(c) and Fig. 3(a) is a simplified Razor flip-flop (RFF) [6]–[7], where the metastability detector is omitted. The RFF [6]–[7], where the metastability detector is omitted. The RFF double samples input data with a datapath flip-flop on the rising clock edge and a shadow latch on the falling clock edge. The flip-flop and latch outputs are compared with an XOR gate to produce an error signal (ERROR). If input data transitions late as described in Fig. 2(d), flip-flop and latch outputs differ, resulting in a logic-high error signal. The error signal is handled at the microarchitecture level to enable error recovery. Since the resilient circuit can detect and correct late arriving data, the timing guardband for dynamic variations in the conventional design can be removed, allowing the resilient circuit to operate at a higher  $F_{CLK}$ .






Fig. 3 Error-detection sequential circuits: (a) Razor flip-flop (RFF), (b) transition detector with time borrowing (TDTB), and (c) double sampling with time borrowing (DSTB). CLK is duty-cycle controlled to satisfy min-delay requirements.

### B. Edge Detector

Normal edge detectors use either static CMOS logic style [8] or dynamic logic style [9]. However, the proposed edge detector is a pass-transistor-based design, as shown in Fig. 4. The proposed edge detector consists of two inverters  $I_1$  and  $I_2$ , a conditional inverter  $I_3$ , and a transmission gate  $T$ , as shown in Fig. 4. In this approach, the output of the conditional inverter  $I_3$  and the output of the transmission gate  $T$  are connected to generate the output of the edge detector. When delayed data = 1, the conditional inverter  $I_3$  behaves as a normal inverter and its output acts as the output of the edge detector. In this case, transmission gate  $T$  is not operational. When delayed data = 0, the transmission gate  $T$  is operational and its output acts as the output of the edge detector. In this case, the conditional inverter  $I_3$  is not operational. The control signals (i.e., outputs of  $I_1$  and  $I_2$ ) for the transmission gate  $T$  and inverter  $I_3$  are same, which allows either inverter  $I_3$  or transmission gate  $T$  to be active at one time. The input signal (i.e., delayed data) for transmission gate  $T$  and inverter  $I_3$  are same. However, the delays of inverter  $I$  and transmission gate  $T$  are not same. Hence, there would be small amount of race due to the delay difference between inverter  $I$  transmission gate  $T$ .




Fig. 4 Pass-transistor-based edge detector.

### C. Warning Window Generator

The warning window is also known as guard band interval in [10], time window control (TWC) in [11], and detection window in [12]. The creation of the warning window is explained in the following two cases.

1) Case I—Before the Rising Clock Edge: The guard band interval in [10] and the TWC in [11] are created before the rising clock edge of a positive edge triggered FF. In this approach, the warning window is generated for a rising edge from the previous rising edge. Accordingly, the previous rising edge acts as the reference signal for generating warning window for the present rising edge. In this case, the warning window width depends on clock frequency and designed for a fixed clock frequency. It requires a large number of buffers to create the required warning window before the rising clock edge, which in turn leads to increase in area and power dissipation in low clock frequency. However, the edge detector in this approach operates with input data directly. The detection window in [12] is generated from the leaf clock by inserting buffer cells in the path, which leads to huge dynamic power consumption. In this approach [12], the clock for the FF also has delay cells so that the detection window is created before the rising clock edge for the FF, which creates difficulty in balanced clock tree synthesis.

2) Case II—After the Rising Clock Edge: In our approach, the warning window is generated after the rising edge of a positive edge triggered FF. In this case, the warning window is generated for a rising edge from the same rising edge. Accordingly, the same rising edge acts as the reference signal for creating the warning window. Hence, it would require a few buffer chains. In this case, the warning window width is independent of clock frequency. A few buffer chains in the clock path make the warning window generator circuit area and power efficient. The warning window is generated by logical AND operation between the clock signal and the delayed inverted clock signal, as shown in Fig. 5. In this case, the edge detector operates with the delayed data. The width of the warning window is determined by the buffer inserted in the inverted clock path, as shown in Fig. 5.




Fig. 5 Circuit for generating warning window from clock signal

#### IV. CONCLUSION

This paper proposes a new metastability immune warning detection sequential using the concept of delayed data in the edge detection circuit and a resilient circuit. Timing-error detection and recovery circuits are implemented in a resilient circuit test-chip to eliminate the clock frequency  $F_{CLK}$  guardband from dynamic supply voltage  $V_{CC}$  and temperature variation as well as to exploit path-activation probabilities for maximizing throughput.

#### REFERENCES

- [1] S. Das, D. Roberts, S. Lee, S. Pant, D. Blaauw, T. Austin, *et al.*, "A self-tuning DVS processor using delay-error detection and correction," *IEEE J. Solid-State Circuits*, vol. 41, no. 4, pp. 792–804, Apr. 2006.
- [2] T. Sato and Y. Kunitake, "A simple flip-flop circuit for typical case designs for DFM," in *Proc. IEEE 8th ISQED*, Mar. 2007, pp. 539–544.
- [3] S. Das, C. Tokunaga, S. Pant, W. Ma, S. Kalaiselvan, K. Lai, *et al.*, "RazorII: In situ error detection and correction for PVT and SER tolerance," *IEEE J. Solid-State Circuits*, vol. 44, no. 1, pp. 32–48, Jan. 2009.
- [4] Blaauw, S. Kalaiselvan, K. Lai, W. Ma, S. Pant, C. Tokunaga, *et al.*, "Razor II: In situ error detection and correction for PVT and SER tolerance," in *Proc. IEEE ISSCC*, Feb. 2008, pp. 400–401.
- [5] B. P. Das and H. Onodera, "Warning prediction sequential for transient error prevention," in *Proc. IEEE 25th Int. Symp. DFT VLSI Syst.*, Oct. 2010, pp. 382–390.
- [6] P. Franco and E. J. McCluskey, "Delay testing of digital circuits by output waveform analysis," in *Proc. IEEE Int. Test Conf.*, Oct. 1991, pp. 798–807.
- [7] S. Das *et al.*, "A self-tuning DVS processor using delay-error detection and correction," *IEEE J. Solid-State Circuits*, pp. 792–804, Apr. 2006
- [8] Bull, S. Das, K. Shivashankar, G. Dasika, K. Flautner, and D. Blaauw, "A power-efficient 32 bit ARM processor using timing-error detection and correction for transient-error tolerance and adaptation to PVT variation," *IEEE J. Solid-State Circuits*, vol. 46, no. 1, pp. 18–31, Jan. 2011.
- [9] K. Hirose, Y. Manzawa, M. Goshima, and S. Sakai, "Delay compensation flip-flop with *in-situ* error monitoring for low-power and timing-error-tolerant circuit design," *Jpn. J. Appl. Phys.*, vol. 47, no. 4, pp. 2779–2787, Apr. 2008.
- [10] M. Agarwal, B. C. Paul, M. Zhang, and S. Mitra, "Circuit failure prediction and its application to transistor aging," in *Proc. 25th IEEE VLSI Test Symp.*, May 2007, pp. 277–286.
- [11] M. Omana, D. Rossi, N. Bosio, and C. Metra, "Novel low-cost aging sensor," in *Proc. 7th ACM Int. Conf. Comput. Frontiers*, May 2010, pp. 93–94.
- [12] B. Rebaud, M. Belleville, E. Beigne, C. Bernard, M. Robert, P. Maurine, *et al.*, "Timing slack monitoring under process and environmental variations: Application to a DSP performance optimization," *Microelectron. J.*, vol.42, no. 5, p p.718–732,May2011.