



Fault Detection at Minimization of Multiple Output Function of Reed-Muller Canonical form in Logical Networks

Sharad Pratap Singh

Assistant Professor,
Department of ECE,
Vira College of Engineering
Bijnor, India

Dr. B. B. Sagar

Assistant Professor,
Department of CSE,
Birla Institute of Technology,
Mesra-Ranchi (Noida Campus), India

Abstract- The paper presents the structure of reed –Muller and generalized Reed-Muller transform metrics is discuss. Easily testable design techniques offer an attractive method by simplification of the test procedure as well as test data compression and hence they are in variably use in hence digital system reliability by incorporating fault tolerant/fail safe features. The detection of fault is an important prime consideration in development of testing schemes and it has significant impact on the requirements of building/self test hardware overhead and computational complexities as well as testing time. Therefore, the selections of fault detection technique become critical for complex circuits/systems particularly in situations where the fault in multiple output functions to be detected simultaneously.

Keywords: Fault Detection, Reed-Muller Canonical (RMC), Polarity, System Reliability.

I. INTRODUCTION

Digital systems are becoming increasingly complex and sophisticated development in LSI/VLSI technology which has allowed not only higher package density but also made it feasible to implement additional peripheral support devices that were earlier interconnected externally. In addition it permitted on-chip incorporation of novel advanced features such as self testing, supervisory and fail-safe etc. and hence simplified the task of design and maintenance of complex systems by reducing external interconnecting lines as also thought improved reliability. Many digital hardware building blocks such as Encoders/ Decoders, ROM / Demux, ROMs, PLAs and ASICs are frequently used to generate multiple output combinational function to implement digital systems intended for various application areas such as DSP, Automation, Control and computer systems etc.

II. SYNTHESIS OF MULTIPLE OUTPUT SYSTEMS

The synthesis of multiple output function are based on the all types of common terms among the R.M.N. polynomials of the output functions, the number of common terms increases the number of EX-OR gates saved also increases. Here P[f] method has been used to compute to RM coefficient as requires fewer computations and gives better performance than efficient algorithm.

III. METHOD FOR FAULT DETECTION:

Most commonly four methods are for used


1. Fault table method,
2. Boolean difference method
3. Path sensitization method and
4. D-algorithm

IV. FLOW CHART FOR MINIMIZATION OF MULTIPLE OUTPUT FUNCTIONS

The advantage of this representation is the fact that the resulting circuit needs at most n inputs in contrast to up to $2n$ inputs in other cases. The second essential advantage is the fact that for each function represented in RMC form there exists circuit, which can be tested with maximum $3n + 4$ tests, most of them independent of the realized function [2]. It is easy to see that for a Boolean function with n variables there exist 2^n different RMC forms. Each of these forms can be characterized by 2^n Boolean values a_i , indicating the presence or the absence of a given product term.

The aim is now to find the RMC form with the least number of $a_i = 1$. Algorithms existing up to now build up a $2^n \times 2^n$ matrix, called polarity-matrix [7], where every coefficient a_i , of each of the 2^n polarities is given. This polarity-matrix is constructed using matrix multiplication [3], which means that these algorithms

5 FLOW CHART FOR R.M.C. NETWORK SUBROUTINE



Definition: Let T_n be a $2^n \times 2^n$

Considered Functions and Fault Types:

The program for synthesis of multiple output functions is highly flexible and can be used to synthesize the combinational circuit having large no. of input and output variables.

Although the simulation study has been carried out by considering three output functions each having three input variables, but can be extended for more number of output functions having large no of input variables, and for different functions having different no. of input variables by slightly modifying the developed program.

The testing program can be used to test any multiple input and multiple output combinational circuits. Although the simulation study has been carried out by considering Different circuits having a maximum of five input lines and three output functions. For RMC form of circuits, multiple inputs single output circuits are considered.

The types of faults that have been simulated and tested on different circuits are single as well as multiple stuck at faults and / or single bridging fault. Matrix multiplication [3], which means that these algorithms belong to the class with complexity $AT^2 = O(16^n)$ [I 3] binary matrix. T_n will recursively be defined as.

$$T_n = \begin{bmatrix} T_{n-1} & 0 \\ 0 & T_{n-1} \end{bmatrix} \quad \text{And } T_0 = [1]$$

It becomes apparent that the same matrix can be obtained by the nth Kronecker-power [12] of T' .

Definition:

Consider a Boolean function f given as

$$[f] = [f', f'']$$

Where, $[f] = [f_0, \dots, f_{2^n-1}]$

And, $[f'] = [f 2^{n-1}, \dots, f 2^{n-1}]$

Then $2^n \times 2^n$ matrix $B[f]$ is define as $B[f] = \begin{bmatrix} B[F'] & B[F''] \\ B[F'] & B[F'] \end{bmatrix}$ Let z^n be the nth kronecker power of $Z' = \begin{bmatrix} 1 & 1 \\ 0 & 1 \end{bmatrix}$

Then $m[f] = B[f] \cdot z^n$

P is an automorphism, because

$$P[f'] / P[f''] = P[f' / f''] = P[f''']$$

P is defined as above, then $P[f] = m[f]$

$$\begin{bmatrix} P[0010] & P[1111] \\ P[1101] & P[1111] \end{bmatrix} = \begin{bmatrix} P[00] & P[10] & P[11] & P[00] \\ P[10] & P[10] & P[11] & P[00] \\ P[11] & P[10] & P[11] & P[00] \\ P[01] & P[10] & P[11] & P[00] \end{bmatrix} = \begin{bmatrix} 0 & 0 & 1 & 1 & 1 & 0 & 0 & 0 \\ 0 & 0 & 0 & 1 & 1 & 0 & 0 & 0 \\ 1 & 1 & 1 & 1 & 1 & 0 & 0 & 0 \\ 0 & 1 & 0 & 1 & 1 & 0 & 0 & 0 \\ 1 & 0 & 1 & 1 & 1 & 0 & 0 & 0 \\ 1 & 0 & 0 & 1 & 1 & 0 & 0 & 0 \\ 0 & 1 & 1 & 1 & 1 & 0 & 0 & 0 \\ 1 & 1 & 0 & 1 & 1 & 0 & 0 & 0 \end{bmatrix}$$

That computation of the coefficients of the RMC forms off for a given polarity is possible without constructing the whole matrix P . This can be advantageous in cases of lack of storage The 3-output

Polynomials with polarity (000) are as follows:

$$f_0 = X_1 \oplus X_0X_1 \oplus X_2 \oplus X_0X_1X_2X_3$$

$$f_1 = X_1 \oplus X_0X_1 \oplus X_2 \oplus X_0X_1 \oplus X_0X_2X_3$$


$$f_2 = 1 \oplus X_0 \oplus X_0X_2 \oplus X_0X_2 \oplus X_0X_1X_3$$

$$P[f] = P[0010101101]$$

TABLE-1 The number of Ex-OR gates for the example

Inputs			Outputs		
X2	X1	X0	f1	F2	f0
0	0	0	1	0	0
0	0	1	0	0	0
0	1	0	1	1	1
0	1	1	0	0	0
1	0	0	1	0	1
1	0	1	1	1	1
1	1	0	1	1	0
1	1	1	0	0	0

The advantage of this representation is that resulting circuit need only small and input in contrast 2^n inputs in other case. If a function is represented in R.M.C. form, there adjust a circuit which can be tested with $(n+4)$ test for single fault and most of test are independent of the realized function. due to these advantages the second form of R.M. expansion



$$T1 = \begin{bmatrix} 0 & 0 & 0 & 0 & 0 & 0 \\ 0 & 1 & 1 & 1 & 1 & 1 \\ 1 & 0 & 0 & 0 & 0 & 0 \\ 1 & 1 & 1 & 1 & 1 & 1 \end{bmatrix}$$

In addition, the test set T1 will also detect:

1. Any stuck-at-0 fault on the input or output of an AND gate (test 0111,1111)
2. Any stuck-at-1 fault on the output of an AND gate (tests 0000,1000) However, a stuck-at-1 fault on the AND gate inputs must be detected separately using the test set

$$T2 = \begin{bmatrix} d & 0 & 1 & 1 \\ d & 1 & 0 & 1 \\ d & 1 & 1 & 0 \end{bmatrix}$$

Where “d” is a don’t care condition. Thus for n-variable function T2 will contain n test & the full test set will consist of $T=T1+T2=(n+4)$ tests. This result was extended by Saluja and Reddy to detect multiple stuck-at faults. In an n-variable R.M. Canonical network, to detect “t” faults ($t \geq 1$), the number of test sets required will be

$$4 + \sum_{i=1}^{\lfloor \log_2 t \rfloor} \binom{n}{i}$$

But these are function specific thereby reducing the attractiveness of RMC networks. The test sets discussed above are applicable only for R.M. Canonical networks. R.M. transform can also effectively be used for fault detection in an arbitrary combinational network

Synthesis of Multiple Output Functions

Synthesis of multiple output functions. The program developed is very flexible and user interactive. Here P(f) matrix has been generated using some of its properties instead of previously.

(i) The 0th column elements are the same as the

(ii) The 1st column elements a_{i1} are generated as

$$a_{i1} = a_{i+1,1} = a_{i0} \oplus a_{i+1,0}$$

Where $i = 0, 2, 4, \dots, 2^n - 1$ and n is the no. of input variables

(iii) The second column elements will be given by

$$a_{ij} = a_{i+2j} = a_{ij-2} \oplus a_{i+2j-2}$$

Where $i = 0, 1, 2, \dots, 2^n - 1$ and $j = 2$

(iv) Similarly the 3rd column elements can be given as

$$a_{ij} = a_{i+2} = a_{ij-2} \oplus a_{i+2j-2}$$

Where $i = 0, 1, 2, \dots, 2^n - 1$ and $j = 3$

$$j = 4, 5, 6, 7$$

(vi) If we divide P[f] matrix into four quadrants, we find that 1st quadrant is same as the 4th quadrant. Therefore generation of P[f] matrix using above properties leads to less number of iterations.

After development of polarity matrices, the number of EX-OR gates required by each function for every polarity has been calculated without considering the effect of common terms. The m-common matrix was generated by taking the bit-wise logical AND among the P[f] matrices of all the functions and no. of m-common gates saved for each polarity has been calculated. To find the other combinations of common matrices, the remainder matrices and residue matrices were generated and no. of gates saved by all types of common function has been calculated. At last, the computation of number of EX-OR gates required to realize the circuit for every polarity has been carried out based on that optimum polarity was determined.

V. SOFTWARE DEVELOPMENT

The entire simulation study has been carried out on a 486 PC-AT platform in Turbo C environment. The software developed for synthesis of multiple/single output combinational circuits and simulation of stuck-at and bridging faults in either of the cases and then testing is performed. The program for synthesis and testing has been developed separately. After development of polarity matrices, the number of EX-OR gates required by each function for every polarity has been calculated without considering the effect of common terms. The m-common matrix was generated by taking the bit-wise logical AND among the P[f] matrices of all the functions and no. of m-common gates saved for each polarity has been calculated. To find the other combinations of common matrices, the remainder matrices and residue matrices were generated and no. of gates saved by all types of common function has been calculated. At last, the computation of number of EX-OR gates required to realize the circuit for every polarity has been carried out based on that optimum polarity was determined., the subroutine first asks the user to input min terms of the functions to be synthesized. After this it constructs the polarity matrix using p(f) matrix method to generate the complete 2^n sets of R.M. coefficients. Then the subroutine searches for the row having minimum number of ones as to have minimum number of terms in the R.M.C. expansion and hence resulting in minimal hardware. After determining this optimal polarity, the program displays the R.M.C. expansion of the function using optimal polarity and returns to the main program.

VI. CONCLUDING REMARKS

a new method for the polarity matrix which is used for minimization of RMC forms of Boolean function is presented. It can be used for fully specified and incomplete specified functions. In place of R. M. spectral coefficients techniques of fault detection, a more faster technique can be proposed to reduce further test sets and hardware overhead P[f] matrix may be generated with further less no. of iterations, by modifying generation process of it.

The entire simulation study has been carried out on a 486 PC-AT platform in Turbo C environment. The program for synthesis and testing has been developed separately. After development of polarity matrices, the number of EX-OR gates required by each function for every polarity has been calculated without considering the effect common term

REFERENCES

- [1.] K. K. Saluja and E. H. Ong, (1979), "Minimization of Reed-Muller Canonic Expansion]", IEEE Transactions on computer, Vol. C-28, pp.535-537
- [2.] Y. Z. Zhang and P. J. W. Rayner, (1984), "Minimization of Reed-Muller Polynomials with Fixed Polarity", IEE Proceedings on computer and Digital Tech, Vol. E-131, pp.177-186
- [3.] X. W U. X. Chen and S. L. Hurst, (1982), "Mapping of Reed-Muller Coefficients and the minimization of Exclusive-OR Switching Functions", IEE Proceedings on Computer Digital Tec., Vol. E-129, pp.15-20
- [4.] S. M. Reddy (1972). "Easily Testable Realizations for Logic Functions", IEEE Transactions on Computer, Vol. C-21, pp.1183
- [5.] L. Hellerman, (1970) "A measure of Computational work", IEEE Transaction on computer, Vol. C-21, pp.439-446
- [6.] Amar Mukhopadhyay and Gerg Schmitz. (1970), "Minimization of EXCLUSIVE-OR and LOGICAL EQUALANCE switching circuits", IEEE Transaction on computers, Vol. C-19, pp. 132-140, Feb.1970
- [7.] P. W. Besslich, (1983), "Efficient Computer method for Ex-OR Logic Design", IEE Proceedings on Computer and Digital Tech, Vol. E-130, pp.203-206
- [8.] D. H. Green, (1987), "Reed-Muller Expansion of Incompletely Specified Functions", IEE Proceedings on Computer and Digital Tech, Vol. E-134, pp.228-236.
- [9.] D. M. Muller and J. C. Mujio, (1984), "Spectral Fault signatures for single stuck at faults in combinational Networks", IEEE Transaction on computers, Vol. C-33, pp.765-769.
- [10.] L. T. Fisher, (1974), "Unateness Properties of AND-EXCLUSIVE-OR Logic Circuits", IEEE Transaction on computers, Vol. C-23, pp 166-172
- [11.] B. W. Johnson, (1989 ed.) "Design and Analysis of Fault Tolerant Digital Systems", Addison-Wesl B. W. Johnson, (1989 ed.) "Design and Analysis of Fault Tolerant Digital Systems", Addison-Wesley Publishing company
- [12.] Williams and Parker, (1982), "Design For Testability-A Survey", IEEE Transaction on Computers, Vol. C-31, pp.1-9
- [13.] S. L. Hurst, D. M. Miller and J. C. Mujio, (1985), "Spectral Technique in Digital Logic", Academic press Inc.
- [14.] Martin S. Schmooker, "On mod-2 sum of products", *IEEE Transaction on Computers, Vol. C-18, pp.957, Oct.1969.*
- [15.] B. Harking, "Efficient Algorithm for canonical Reed-Muller Expansions of Boolean Functions", *IEE proceedings on Computer and Digital Tech., Vol. E-137, pp.366-370, Sept. 1990.*
- [16.] C. E. Shannon, "A Symbolic Analysis of Realy and Switching Circuits", *AIEE Transaction, Vol. 57, pp.713-723,1938.*
- [17.] D. Muller, "Application of Boolean Algebra to Switching Circuit Design and Error Detection", *IRE Transaction on Electronic Computers, Vol. EC-3, pp.6-12, Sept. 1954.*
- [18.] T. Raju Damarala and M. Karposky, "Fault detection in combinational Networks by Reed-Muller Transform", *IEEE Transaction on Computers, Vol. C-38, No.-6, pp.788-797, June 1989.*
- [19.] Parag K. Lala, "Fault Tolerant and Fault Testable Hardware Design", *PHI, (1985 ed.)*
- [20.] T. Damarala & M. Karpovsky, "Detection of Stuck-at and Bridging Faults in Reed-Muller Canonical Networks", *IEE Proceedings, Vol.-136, Pt.E, No.5, Sept. 1989.*
- [21.] K. K. Saluja and S. M. Reddy, "Fault Detecting Tests Sets for Reed-Muller Canonic Networks", *IEEE Transaction on Computers, Vol.C-24, pp.995-998, Oct. 1975*

About Authors



SP Singh received his B. Tech. Degree in Electronics & Communication Engg. In 2005 from CSJM University and M. Tech. Degree in Digital Communication in 2010 from BIET Jhansi, he is GATE Qualified in 2006 and got a scholarship from HRD Delhi. Presently he is working as a Assistant professor department of ECE, in Vira college of Engineering, bijnor, UP. He is member of ISTE New Delhi.



Dr. B. B. Sagar received his MCA degree in 2004 from UPTU and Awarded Ph. D in Computer Science and Communication in 2011 from SHIATS Allahabad, U.P., India. Dr. Sagar is a well-known reviewer and editorial board member of various international journal of repute. His area of interest is software reliability, digital communication and network reliability. He is also member of IETE. Presently he is working as an Assistant Professor in Birla Institute of Technology, Mesra - Ranchi (Noida Campus)